Understanding logic device architecture is vital for successful FPGA and CPLD implementation. Standard building elements comprise Configurable Logic Blocks (CLBs) or Functionally Programmable Logic Block (FPLBs) which incorporate lookup registers and registers, coupled with reconfigurable interconnect lines. CPLDs typically use sum-of-products conf